32bit Pipelined RISC-V Core

This core currently has:

• Three pipeline satges
• Exception and Interrupt handlers

Right now working on a Verification environment around this core. Another direction can be adding CSRs and RTOS compatibility.