Skip to content

Conversation

@niklebedenko
Copy link
Contributor

Fixes #347

See the relevant section in the PTX isa for reference https://docs.nvidia.com/cuda/parallel-thread-execution/#parallel-synchronization-and-communication-instructions-atom

Note this quote:

The bit-size operations are .and, .or, .xor, .cas (compare-and-swap), and .exch (exchange).

The integer operations are .add, .inc, .dec, .min, .max. The .inc and .dec operations return a result in the range [0..b].

@niklebedenko
Copy link
Contributor Author

Oops I updated the wrong file, bear with me...

@niklebedenko
Copy link
Contributor Author

All sorted :) Works on my machine for building my library, haven't run it through your test suite yet. Please let me know if anything needs changing

@LegNeato LegNeato added this pull request to the merge queue Jan 9, 2026
@LegNeato
Copy link
Contributor

LegNeato commented Jan 9, 2026

Thanks for the PR! 🍻

Merged via the queue into Rust-GPU:main with commit 28ebcee Jan 9, 2026
6 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Atomic or implementation is buggy

2 participants